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Inspired by Knill’s scheme for message passing error detection, here we develop a scheme for
message passing error correction for the nine-qubit Bacon-Shor code. We show that for two levels
of concatenated error correction, where classical information obtained at the first level is used to
help interpret the syndrome at the second level, our scheme will correct all cases with four physical
errors. This results in a reduction of the logical failure rate relative to conventional error correction
by a factor proportional to the reciprocal of the physical error rate.
PACS numbers: 03.67.Lx, 03.67.Pp
I. INTRODUCTION
The effort to design and build a quantum computer is
motivated by the discovery of a number of quantum algo-
rithms that are more efficient than their best known clas-
sical equivalents [1, 2, 3, 4]. Some practical benefit could
arise from these algorithms with a quantum computer
of only tens or hundreds of qubits, but a quantum com-
puter with thousands of logical qubits will be required to
outperform the most powerful classical computers [5]. To
mitigate the effects of decoherence and systematic impre-
cision it is expected that fault tolerant error correction
[6, 7, 8] will be required at the expense of additional
quantum resources. Motivated by the fact that a limited
amount of resources can be allocated to error correction,
here we present a new method for error correction which
uses message passing to achieve lower error rates than
conventional methods that incur the same resource cost.
With the notable exceptions of topological quantum
computing [9] and the surface code [10, 11], most meth-
ods for error correction involve concatenation. Our result
is in this context and so we briefly review this approach.
First, information represented by the state of a single
physical qubit is encoded in the states of several physical
qubits, which together form the logical qubit of an er-
ror correction code. Using error correction circuitry con-
structed from physical operations (including state prepa-
ration, measurement, and quantum logic gates such as
Hadamard and controlled-NOT) some number of errors
affecting the data qubits that make up the logical qubit
can be detected and corrected. Typically this is done
by interacting the data qubits with some ancillary qubits
and then measuring the ancillary qubits to extract a syn-
drome from which errors are diagnosed. Then, to form
a concatenated quantum code, this process is applied re-
cursively - that is, logical qubits are used to encode higher
level logical qubits and logical operations are used to con-
struct higher level error correction circuits.
It is known that by concatenating a quantum code, an
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arbitrarily accurate and arbitrarily large quantum com-
putation can be performed efficiently with faulty compo-
nents provided that the failure rate of all physical opera-
tions is below some threshold [8, 12]. With each level of
concatenation the failure rate of the logical operations re-
duces double-exponentially, however both the number of
physical qubits to encode each logical qubit and the time
required to perform each logical operation increase expo-
nentially. This increase in resources makes it impractical
to use more than just a few levels of concatenation.
Conventional implementations of quantum error cor-
rection implicitly assume that errors are equally likely
on all data qubits and so the correction is always to
apply the fewest possible bit or phase flips required to
return the state to the code space. Error correction at
each level of concatenation operates independently in this
way. However, not only does error correction reduce the
probability of a logical error, it also gives some indication
of the likelihood that an error has occurred at a higher
level of encoding - a logical error is more likely to have
occurred if a correction was applied during error correc-
tion than if a correction was not applied. If this classical
information is passed from lower levels of error correc-
tion to higher levels it is possible to correct a larger set
of errors. Message passing in quantum computation was
first considered in the context of an error detection code,
where errors at the level below would become located er-
rors at the next level up and thus be corrected [13]. The
idea was also applied to an error correction code in the
context of communication across a noisy channel [14].
Here we extend this idea by applying message passing
to fault tolerant error correction under the nine-qubit
Bacon-Shor subsystem code [15, 16]. In particular we
present a method for error correction at the second level
of concatenation which uses both the regular syndrome
and messages from the first level of concatenation. We
refer to this method as message passing error correction
(MPEC). Using simulations we find that MPEC will cor-
rect all cases with four physical errors, whereas conven-
tional error correction can only guarantee success with
up to three physical errors. We also show that MPEC
retains fault tolerance and so for physical error rates well
below the threshold the use of this method can lead to
2FIG. 1: a) The nine data qubits of the Bacon-Shor code can
be thought of as the vertices of a 3x3 grid. b) X syndrome ex-
traction circuit [18]. The qubit labels indicate that this circuit
performs the same operations on each row of data qubits in
parallel. Z syndrome extraction has a similar circuit (CNOT
gates are reversed and measurement and preparation are in
the conjugate basis) which operates on the columns of data
qubits.
a significant improvement in the fidelity of a large scale
computation relative to conventional error correction.
Note that while message passing error detection has
been shown to increase the asymptotic threshold [13, 17],
our method is designed to improve the performance of
error correction without requiring additional resources.
We do not explicitly consider any effect that message
passing may have on the asymptotic threshold.
II. MESSAGE PASSING ERROR CORRECTION
In this paper we focus entirely on improving the per-
formance of the second level of concatenated error correc-
tion using the [[9,1,3]] Bacon-Shor code. The Bacon-Shor
error correction circuits we use are shown in Fig. 1 [18].
In the [[9,1,3]] code a logical failure can occur if at
least two of the data qubits have errors. When the er-
ror correction circuit measures a non-zero syndrome we
know that at least one of the data qubits has an error
and that any additional error may cause failure. To have
a logical error and observe no syndrome requires at least
three physical errors. Therefore logical errors are of or-
der 1/p2 more likely at logical circuit locations which
measured non-zero syndrome. At these level-1 locations,
which have detected an error at the physical level, we
raise a flag to indicate an increased probability of level-1
unflagged success US O(p0)
flagged success FS O(p1)
flagged failure FF O(p2)
unflagged falure UF O(p3)
TABLE I: Possible outcomes of a level-1 error correction
block. The error correction block is flagged if a non-zero syn-
drome is measured, indicating that at least one error has oc-
curred. Error correction can only detect deviations from the
code space, and so logical failures can not be detected without
higher level error correction. In terms of the probability of a
physical gate failure, p, the weights of the outcomes are 0, 1, 2
and 3 respectively.
error. These flags are simply classical information that
can be tracked through the quantum circuit.
Bit (X) and phase (Z) errors can be treated indepen-
dently. There will be X flags and Z flags each indicating
increased probability of the respective errors. Since the
X and Z error correction circuits are similar the same
rules apply independently to both X and Z correction.
Table I shows the four possible outcomes of a level-1 error
correction block.
Using conventional concatenation each level of error
correction works independently. The nth level of error
correction can correct any single gate failure at the level
below. All gates in the error correction circuit are as-
sumed to be equally likely to fail, and so when a non-
trivial error syndrome is measured the lowest possible
number of errors is assumed and the corresponding cor-
rection is applied. Information about the syndrome and
the corrections applied is then thrown away. In our
method we use this same information to estimate the
relative probability of gate failures at a higher level. The
key ideas are that more errors can be corrected if the
locations of the errors are known and that logical failure
is more likely when a non-trivial correction is applied.
That is, there is a significant correlation between flags
and logical failure.
Codeword states with two errors share the same set of
syndromes as codeword states with single errors. How-
ever, with the additional flag information, is it possible
to distinguish between a larger set of errors. We call the
combined information of the flags and the measured syn-
drome the super syndrome. At the second level of error
correction, the syndrome of a single FF may be indistin-
guishable from that of two FF s, and so without message
passing, four physical errors (if they result in two FF s)
can cause a logical error at level 2. When the full super
syndrome is considered one FF is distinguishable from
two FF s and so we can attempt to correct two level-
1 errors at once. Cases with two FF s can be accurately
diagnosed and corrected. 1UF+2FS may share the same
super syndrome with two FF , but 1UF +2FS is weight
5 in terms of the physical error rate. It turns out that all
weight 4 cases can be corrected using MPEC.
When the error correction circuitry itself is made from
3FIG. 2: Physical errors during a level-1 two-qubit gate can
result in many different combinations of flags and failures on
the two logical qubits depending on where the errors occur.
In this example there are two physical errors, one of the errors
affects both level-1 qubits and the other error only affects the
bottom level-1 qubit. Both of the trailing EC boxes will see a
non-zero syndrome and so each will raise its flag. In this case
the final result will be flagged success on the top qubit and a
flagged failure on the bottom qubit. In general, each physical
error can affect one or both logical qubits. Any combination
of US, FS, FF and UF is possible as long as the error weight
one each logical qubit is not more than the number of physical
errors.
noisy gates the problem is significantly more complicated.
The error correction circuits are designed to be fault tol-
erant - a fault at any given physical location will not
spread to multiple data qubits in the same logical qubit.
However, this type of fault tolerance does not guaran-
tee the protection of the properties that make message
passing assisted error correction superior. For example,
consider an encoded level-1 CNOT that is part of a level-
2 error correction circuit. A single physical error during
this CNOT could result in a flag being raised on one or
both of the qubits depending on the location of the error.
Two physical errors could result in US +FF , US + FS,
FS + FS, FF + FF , etc. (Fig. 2). With three physical
errors, all combinations of flags and failures are possible.
Therefore not all two FF cases are weight 4 for example.
This effect complicates the process of interpreting the
super syndrome and ensuring fault tolerance. We found
that not all fault tolerant circuits for conventional error
correction can be readily adapted to MPEC.
To provide the best possible error correction, we aim
to apply a correction corresponding to the most likely
cause of the super syndrome. We assume a low physical
error rate, and so the most likely cause is the one with
the fewest physical errors.
Here is an overview of how our scheme works: The
error correction circuit used is shown in Fig. 1. X and
Z error correction are treated separately. There are X
flags and Z flags, which represent potential X and Z er-
rors respectively. A flag is raised on a level-1 qubit when-
ever lower level error correction measures a non-zero syn-
drome. Each flag has its own identity. The propagation
of each flag is tracked through the circuit as if it were
an actual error, spreading through CNOT gates. X flags
copy downwards through CNOT gates and Z flags copy
upwards. When the second level syndrome is measured
we look for combinations of one, two, or three flags on
the ancilla which if corresponded to actual errors would
produce the syndrome that was measured. Such a com-
bination is called a flag match. (For examples of this see
figures in Appendix A.) If a flag match is found, we apply
corrections to the data qubits that share the same flags
as used in the flag match. Some super syndromes have
more than one flag match, in these cases we preference
the match which implies the fewest errors and results in
the fewest corrections to the data qubits. If no flag match
is found, we fall back to the default error correction ac-
tion; ie. we correct based on the syndrome alone. After
error correction, all flags found on the ancillary qubits
at the point of measurement are cleared from the data
qubits - these flags have either been established to be
FF (and have been corrected) or FS, so they are of no
further use.
Note that although 3FS + 1UF has equal weight to
3FF , triple flag matches must still be preferenced over
the default correction to avoid particular cases in which
four physical errors would otherwise cause level-2 failure
due to certain combinations of 2-qubit gate failures. (See
Appendix A.)
Further levels of concatenated error correction will
compound the benefits of MPEC. However, making use of
message passing at all levels is not so easy. Finding a flag
scheme that works at all levels is non-trivial, and so for
this paper we have focused on just two levels of error cor-
rection. A simple method for concatenation beyond level
2 is to alternate between error correction that provides
flags for the next level, and error correction that uses flags
from the previous level but provides no flags. For this al-
ternating sequence the number of physical errors required
for logical failure at increasing levels of concatenation is
1, 2, 5, 10, 25, 50, 125; in contrast with the regular scaling,
1, 2, 4, 8, 16, 32, 64, for the same physical resources.
III. FAULT TOLERANCE
The procedure described in the previous section en-
sures that no combination of four physical errors will re-
sult in a level-2 logical error. This is an improvement over
conventional concatenation which can only guarantee the
correction of three physical errors at level-2. However, to
show that our scheme is effective for large circuits we
must show that an arbitrary length chain of level-2 lo-
cations will not fail for any combination of four physical
errors in each level-2 extended rectangle. An extended
rectangle is defined to be an encoded gate with error cor-
rection before and after [8].
Usually, fault tolerance of error correction circuits is
considered from the point of view that all levels act in-
dependently. The basic rule is that a single error should
not spread to multiple errors on the same data qubit. For
MPEC the fault tolerant condition is more complicated.
Since corrections are based on the entire super syndrome
4we must take into account the error weight of each of
the possibilities in Table I rather than just counting the
failures.
To ensure fault tolerance, an MPEC box must satisfy
the following condition:
a+ b ≤ 4⇒ c ≤ b (1)
where a is the error weight of the state entering the
MPEC box, b is the weight of errors occurring inside the
box, and c is the error weight of the state leaving the box
after any corrections have been applied. Error weights
are calculated according to Table I. Evidence that the
MPEC scheme satisfies the condition can be found in
Appendix A. A proof that this condition guarantees the
performance of the error correction can be found in Ap-
pendix B.
IV. SIMULATION
To test our message passing error correction we sim-
ulate a level-2 CNOT extended rectangle. We compare
the failure rates with and without message passing. The
failure rate of this circuit is meant to approximate the
failure rate of the level-2 CNOT which might be an al-
gorithmic location.
To simulate the error correction circuit we need only
simulate the propagation of errors that occur during the
circuit [19]. This avoids having to store the complete
state of the computer which we assume is an arbitrary
codeword state perturbed by the errors. The circuit is
deemed to fail if a readout of the data qubits at the end
of the circuit in either the X or Z basis would not pro-
duce the correct output. Equivalently, a circuit is defined
to have succeeded if an errorless error correction cycle ap-
plied to its output state would produce the correct state.
For p > 4× 10−5 we perform many simulations of the
entire two level circuit with a fixed error rate and tally
the failures. At each physical circuit location we apply
an error with probability p. For all single qubit locations
(preparation, measurement, memory) the error is a ran-
domly selected single qubit Pauli error, X , Y , or Z. For
two-qubit locations (CNOT) the error is a randomly se-
lected two-qubit Pauli error (X⊗ I, X⊗X , X⊗Y , etc.)
Errors at all locations are independent.
For error rates below 4× 10−5 the number of trials re-
quired to generate sufficiently accurate statistics directly
is too large; so we use an alternative approach. Instead
of giving each circuit location some probability of error,
we simulate the circuit with exactly i errors placed ran-
domly. This is repeated many times for i = [4, 12] to
generate the probability ri that the circuit fails given
that there were i errors. These conditional probabilities
can be combined to give the failure rate of the circuit as










FIG. 3: Level-2 logical failure rate vs physical error rate with
and without message passing. The data points at high er-
ror rates come from direct simulations of a level-2 CNOT
extended rectangle, where the error bars indicate ±2σ statis-
tical error. The lines at low error rates are given by Eq. 2,
where ri are obtained from simulations for i ≤ 12 and set to
zero for i > 12. To show the statistical error in the param-
eters ri there are two lines for both standard and message
passing error correction. The top line in each pair is 2σ above
the mean and the bottom is 2σ below the mean.
where N is the number of locations in the entire circuit,
72657.
To ensure randomness over the large number of tri-
als required we use the SIMD-oriented Mersenne Twister
pseudo random number generator [20]. The results of the
simulations are in Fig. 3. Note that Eq. 2 is truncated
after i = 12 after which ri is set to equal zero. This
is why the curves drop to zero at higher error rates. A
second set of lines connect the direct data points taken
above p = 4× 10−5.
Our simulations indicate that all combinations of four
errors are corrected by MPEC. This is in contrast to stan-
dard error correction which fails for some four error com-
binations. For values of p close to the threshold, pth, the
failure rate is not significantly reduced, but for p ≪ pth












The superscripts indicate standard error correction and
message passing error correction.
V. CONCLUSIONS AND FURTHER WORK
In the region of interest - for physical error rates where
two or three levels of error correction is sufficient for logi-
cal computation - MPEC is significantly better than stan-
dard quantum error correction. We emphasize that this
benefit is achieved only at the cost of additional classical
processing. For more than two levels of error correc-
tion the benefit can be compounded, but the problem
5of finding an optimal and general flagging scheme (one
that can be applied at all levels) is an open question and
the subject of further work. Also of interest is that the
complexity of correctly interpreting the super syndrome
appears to depend on the circuits that are used to ex-
tract the syndrome. Can MPEC work fault tolerantly
for other codes such as the Steane code [7] and if so is it
compatible with the most compact Steane circuits [21]?
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APPENDIX A
The primary purpose of this section is to demonstrate
that the circuits and rules described in Section II sat-
isfy the fault tolerance condition, Eq. 1. In doing so we
also give examples of flag propagation and flag matching
which could be useful for a general understanding of the
MPEC scheme.
It is important to note that the [[9,1,3]] Bacon-Shor
subsystem code has some symmetries which can be used
to greatly simplify the fault tolerance analysis. The nine
data qubits form a 3x3 grid for which the rows essentially
form a repetition code that protects against X errors and
the columns a repetition code that protects against Z er-
rors (Fig. 1). The code is defined to take the binary
addition of the columns/rows for the syndrome, so that
any even number of X errors on a column is benign and
even number of Z errors on a row is benign. The entire
error correction circuit consists of three sets of the circuit
shown in Fig. 1 run in parallel followed by three sets of
the equivalent Z syndrome extraction. As X and Z er-
ror correction are similar and operate independently, and
all errors and flags from circuits performed in parallel are
added in binary at end of the syndrome extraction, only a
single block (the circuit in Fig. 1) need be considered. All
errors and flags on parallel circuit blocks are equivalent
to the same errors and flags on a single block. Although
these symmetries are used for our explanations and dia-
grams, our simulations always used the full circuits with
both X and Z errors.
CNOT gates copy X errors from the control to the
target, and copy Z errors from the target to the control.
CNOT.Xctrl|ψ〉 = Xctrl.Xtarg.CNOT |ψ〉
CNOT.Xtarg|ψ〉 = Xtarg.CNOT |ψ〉
CNOT.Zctrl|ψ〉 = Zctrl.CNOT |ψ〉
CNOT.Ztarg|ψ〉 = Zctrl.Ztarg.CNOT |ψ〉
(A1)
Flags represent potential errors and so they are propa-
gated in the same way that the errors are. Each flag that
is raised is given a unique identity, but they can by copied
to multiple qubits by CNOT gates in the same way that
errors are. For the diagrams in this section the flags are
distinguishable by their patterns.
A set of flags is said to match the syndrome if identi-
fying those flags as errors can exactly describe the mea-
sured syndrome. When testing for a flag match, each
ancillary qubit has its flags added in binary, flags that
6are not part of the set to be tested are ignored, if the re-
sult of all the ancillary qubits is identical to the syndrome
then the set of flags is a match.
The figures shown in this section depict the propaga-
tion of flags and errors on the second level of error correc-
tion. It is implicit that at every circuit location there is a
lower level of error correction being performed which can
raise flags. These flags are indicated by the flags drawn
on the circuits. Crosses indicate a level-1 error (or cor-
rection at the end of the circuit). The propagation of
the errors is shown using bold lines. At the end of the
circuit, the figures show the values of the syndrome mea-
surements and the flags that have propagated onto the
ancilla. The flags used in a flag match are highlighted
and corrections are shown by crosses at the end of the
circuit.
The flags and crosses result from physical errors dur-
ing the lower level error correction. The error weights
of these locations can be inferred from Table I. Errors
during the CNOT gates can result in flags and errors on
both qubits (Fig. 2). In these cases the number of physi-
cal errors during the CNOT limit the error weight of each
logical qubit.
To demonstrate that Eq. 1 is satisfied (ie. that the
error weight of the output from an EC box is no greater
than the number of errors occurring inside the box) we
reason on a case by case basis with cases grouped accord-
ing to the weight of the incoming errors.
1. Failures cases, a+ b ≥ 5
To understand how MPEC succeeds on a case by case
basis, it is instructive to first examine the typical failure
cases.
Fig. 4 shows how a single FS can cause failure by mask-
ing the flags of two FF s. For this failure to occur, the
two FF s and the FS must each affect different qubit
lines (rows for Z errors, columns for X errors).
Fig. 5 shows that a pair of FSs can match the syn-
drome of a UF and thus cause the wrong correction to
be applied. Again, each of the FSs and the UF must
affect different qubit lines. If there is a flag from an FS
that follows the same path as a UF , the combination of
the UF and the FS is equivalent to an FF .
It is worth noting that no number of FSs alone can
ever cause failure.
2. Cases with a = 4, b = 0
All incoming flags will be passed down to the ancillary
qubits and hence, by the rules of MPEC, be cleared from
the data after the syndrome measurement.
Any incoming UF will be corrected by conventional




















FIG. 1: syndrome extraction [ ].
that the logical qubit that is being error corrected has
an error. For example, in the [[9,1,3]] code a logical fail-
ure can occur if at least 2 of the data qubits have errors.
When the error correction circuit measures a non-zero
sydrome we know that at least one of the data qubits has
an error and that the other data qubits may or may not
have had errors. Therefore logical errors are of order 1/p
more likely at logical circuit locations which measured
non-zero syndrome. At these locations we raise a flag to
indicate an increased probability of error at that location.
These flags are simply classical information that can be
tracked through the quantum circuit.
and errors can be treated independantly. There
will be flags and flags each indicating increased prob-
ability of the respective errors. Since the and error
correction circuits are similar, just imagine that we are
talking about both at once! Table I shows the four pos-
sible outcomes of a level-1 error correction block.
US Unflagged success zero syndrome; no logical error
FS Flagged success non-zero syndrome; no logical error
FF Flagged failure non-zero syndrome; logical error
UF Unflagged failure zero syndrome; logical error
TABLE I: Possible outcomes of a level-1 error correction
block. The error correction block is flagged if a non-zero syn-
drome is measured, indicating that at least one error has oc-
curred. Error correction can only detect deviations from the
codespace, and so logical errors can not be detected. There-
fore, without further error correction, we cannot not know
if the error correction block succeeded or not. The flags are
just classical information that can be tracked along side the
quantum circuit. In terms of the probability of a physical
gate failure, the weights of these outcomes are 0 2 and 3
respectively.
Error correction blocks perform operator measure-
ments on the data qubits to determine whether or not
they have left the code space.
Using conventional concatenation each level of error
correction works independantly. The th level of error
correction can correct any single ( 1) level gate fail-
ure. All gates in error correction circuit are assumed to
be equally likely to fail, and so when a non-trival error
syndrome is measured the lowest weight correction oper-
ation which returns the state to the codespace is used.
Information about the syndrome and the corrections ap-
plied is thrown away. In our method we use this same
information to estimate the realitive probablity of gate
failures and thus improve on conventional concatenated
error correction. The key ideas are that more errors can
be corrected if the locations of the errors are known (suc-
cessful correction with 2 1) and that log-
ical failure is more likely when a non-trivial correction
is applied. ie. there is a significant correlation between
flags are logical failure.
Codeword states with two errors share the same set of
syndromes as codeword states with single errors. How-
ever, with the additional flag information, is it possible
to distiguish between a larger set of errors. We call the
combined information of the flags and the measured syn-
drome the super syndrome
At the second level of error correction, the syndrome
of a single FF may be indistiguishable from that of two
FFs, and so without message passing, four physical errors
(resulting in 2 FFs) can cause a logical error at level
2. When the full super syndrome is considered 1 FF
is distiguishable from 2 FFs and so we can attempt to
correct two level-1 errors at once. 1UF +2FS may share
the same super syndrome with 2FF , but 1UF + 2FS
is ). It turns out that all weight 4 cases can be
corrected using LAQEC.
It may be easier to understand how flags are used by
considering “communication over a noisy channel” and
looking at some figures, but I haven’t made the figures
yet so too bad.
When the error correction circuitry itself is made from
noisy gates the problem becomes significantly more com-
plicated. The error correction circuits are designed to
be fault tolerant. A fault at any given physical gate
will not spread to multiple data qubits in the same log-
ical qubit. However, this type of fault tolerance does
not guarantee the protection of the properties that make
message passing assisted error correction superior. Con-
sider an encoded level-1 CNOT that is part of a level 2
error correction circuit. A single physical error during
this CNOT could result in a flag being raised on one or
both of the qubits depending on the location of the er-
ror. Two physical errors could result in US+FF, US+FS,
FS+FS, FF+FF, etc. (figure?) With three physical er-
rors, all combinations of flags and failures are possible.
Therefore not all 2FF cases are weight ) for exam-
ple. This e ect complicates the process of interpreting
the super syndrome. It is worth noting that not all fault
tolerant circuits for conventional error correction can be
readily adapted to LAQEC.
The error correction circuit used in our simulations is
shown in figure ??. The first level of error correction
is performed without modification. At the second level







FIG. 4: MPEC failure from a error weight 5 case with two
incoming FF s and one FS. In this case the single flag from
the FS matches the syndrome and is thus preferred over the
pair of flags from the FF s. This will result in an incorrect
correction and hence logical failure. In this particular example



















FIG. 1: syndrome extraction [ ].
that the logical qubit that is being error corrected has
an error. For example, in the [[9,1,3]] code a logical fail-
ure can occur if at least 2 of the data qubits have errors.
When the error correction circuit measures a non-zero
sydrome we know that at least one of the data qubits has
an error and that the other data qubits may or may not
have had errors. Therefore logical errors are of order 1/p
more likely at logical circuit locations which measured
non-zero syndrome. At these locations we raise a flag to
indicate an increased probability of error at that location.
These flags are simply classical information that can be
tracked through the quantum ircuit.
and errors can be treated independan ly. There
will be flags and flags each in icating increased prob-
ability of the respective errors. Since the and error
correction circuits are similar, just imagine that we are
talking about both at once! Table I shows the four pos-
sible outcomes of a level-1 error correction block.
US Unflagged success zero syndrome; no logical error
FS Flagged success non-zero syndrome; no logical error
FF Flagged failure non-zero syndrome; logical error
UF Unflagged failure zero syndrome; logical error
TABLE I: Possible outcomes of a level-1 error correction
block. The error correction block is flagged if a non-zero syn-
drome is measured, indicating that at least one error has oc-
curred. Error correction can only detect deviations from the
codespace, and so logical errors can not be detected. There-
fore, without further error correction, we cannot not know
if the error correction block succeeded or not. The flags are
just classical information that can be tracked along side the
quantum circuit. In terms of the probability of a physical
gate failure, the weights of these outcomes are 0 2 and 3
respectively.
Error correction blocks perform operator measure-
ments on the data qubits to determine whether or not
they have left the code space.
Using conventional concatenation each level of error
correction works independantly. The th level of error
correction can correct any single ( 1) level gate fail-
ure. All gates in error correction circuit are assumed to
be equally likely to fail, and so when a non-trival error
syndrome is measured the lowest weight correction oper-
ation which returns the state to the codespace is used.
Information about the syndrome and the corrections ap-
plied is thrown away. In our method we use this same
information to estimate the realitive probablity of gate
failures and thus improve on conventional concatenated
error correction. The key ideas are that more errors can
be corrected if the locations of the errors are known (suc-
cessful correction with 2 1) and that log-
ical failure is more likely when a non-trivial correction
is applied. ie. there is a significant correlation between
flags are logical failure.
Codeword states with two errors share the same set of
syndromes as codeword states with single errors. How-
ever, with the additional flag information, is it possible
to distiguish between a larger set of errors. We call the
combined information of the flags and the measured syn-
drome the super syndrome
At the second level of error correction, the syndrome
of a single FF may be indistiguishable from that of two
FFs, and so without message passing, four physical errors
(resulting in 2 FFs) can cause a logical error at level
2. When the full super syndrome is considered 1 FF
is distiguishable from 2 FFs and so we can attempt to
correct two level-1 errors at once. 1UF +2FS may share
the same super syndrome with 2FF , but 1UF + 2FS
is ). It turns out that all weight 4 cases can be
corrected using LAQEC.
It may be easier to understand how flags are used by
considering “communication over a noisy channel” and
looking at some figures, but I haven’t made the figures
yet so too bad.
When the error correction circuitry itself is made from
noisy gates the problem becomes significantly more com-
plicated. The error correction circuits are designed to
be fault tolerant. A fault at any given physical gate
will not spread to multiple data qubits in the same log-
ical qubit. However, this type of fault tolerance does
not guarantee the protection of the properties that make
message passing assisted error correction superior. Con-
sider an encoded level-1 CNOT that is part of a level 2
error correction circuit. A single physical error during
this CNOT could result in a flag being raised on one or
both of the qubits depending on the location of the er-
ror. Two physical errors could result in US+FF, US+FS,
FS+FS, FF+FF, etc. (figure?) With three physical er-
rors, all combinations of flags and failures are possible.
Therefore not all 2FF cases are weight ) for exam-
ple. This e ect complicates the process of interpreting
the super syndrome. It is worth noting that not all fault
tolerant circuits for conventional error correction can be
readily adapted to LAQEC.
The error correction circuit used in our simulations is
shown in figure ??. The first level of error correction
is performed without modification. At the second level







FIG. 5: MPEC failure from a error weight 5 case with two in-
coming FSs and one UF . The two flags match the syndrome
and so are assumed to be errors. This causes MPEC to ap-
ply the wrong correct on and results in logi al failure. This
case is of particular interest because it is an example of where
conventional error correction would succeed but MPEC fails.
Two incoming FF s is the exact case that MPEC was
designed to deal with. The flags will match the syndrome
and both errors will be corrected.
A single incoming FF cannot be masked by one or two
FSs. The two FSs can be positioned to make a two-flag
match, but MPEC w ll always prefer o use the single
flag match which i prov ded by he FF .
3. Cas s with a = 3, b ≤ 1
This time, we have the freedom to place a single FS
anywhere within the circuit. But this doesn’t affect any
of arguments given for a = 4. A FS cannot interfere
with the correction of a single incoming FF or UF no
matt r where it is placed. One of he i portant pro -
er ies of he EC circuit w have chos n is that no single
FS can mask an error to prevent its correction, because
each incoming error on the data will affect two of the
ancillary qubits. This property is not a feature of all
(conventionally) fault tolerant circuits.
7An FS on the data towards the end of the circuit will
cause a the FS to be passed out of the EC box.
4. Cases with a = 2, b ≤ 2
With the up to two errors within the circuit we now
have the ability to make an FF , or even a pair of FF s
at a CNOT.
In the worst case there is an incoming FF and a pair
of FF s that arise from errors during a level-1 CNOT
(Fig. 6); to successfully correct this we must use a triple
flag match.
CNOT errors can that result in FF + FS pairs in ad-
dition to an incoming FF (Fig. 7), but not in any config-
uration that will cause problems. The FS and FF from
CNOT failure can be thought of as an effect on the same
data qubit line. With this in mind it is clear that no
situation like Fig. 4 can occur without extra errors.
An FF on the data towards the end of the circuit will



















FIG. 1: syndrome extraction [ ].
that the logical qubit that is being error corrected has
an error. For example, in the [[9,1,3]] code a logical fail-
ure can occur if at least 2 of the data qubits have errors.
When the error correction circuit measures a non-zero
sydrome we know that at least one of the data qubits has
an error and that the other data qubits may or may not
have had errors. Therefore logical errors are of order 1/p
more likely at logical circuit locations which measured
non-zero syndrome. At these locations we raise a flag to
indicate an increased probability of error at that location.
These flags are simply classical information that can be
tracked through the quantum circuit.
and errors can be treated independantly. There
will be flags and flags each indicating increased prob-
ability of the respective errors. Since the and error
correction circuits are similar, just imagine that we are
talking about both at once! Table I shows the four pos-
sible outcomes of a level-1 error correction block.
US Unflagged success zero syndrome; no logical error
FS Flagged success non-zero syndrome; no logical error
FF Flagged failure non-zero syndrome; logical error
UF Unflagged failure zero syndrome; logical error
TABLE I: Possible outcomes of a level-1 error correction
block. The error correction block is flagged if a non-zero syn-
drome is measured, indicating that at least one error has oc-
curred. Error correction can only detect deviations from the
codespace, and so logical errors can not be detected. There-
fore, without further error correction, we cannot not know
if the error correction block succeeded or not. The flags are
just classical information that can be tracked along side the
quantum circuit. In terms of the probability of a physical
gate failure, the weights of these outcomes are 0 2 and 3
respectively.
Error correction blocks perform operator measure-
ments on the data qubits to determine whether or not
they have left the code space.
Using conventional concatenation each level of error
correction works independantly. The th level of error
correction can correct any single ( 1) level gate fail-
ure. All gates in error correction circuit are assumed to
be equally likely to fail, and so when a non-trival error
syndrome is measured the lowest weight correction oper-
ation which returns the state to the codespace is used.
Information about the syndrome and the corrections ap-
plied is thrown away. In our method we use this same
information to estimate the realitive probablity of gate
failures and thus improve on conventional concatenated
error correction. The key ideas are that more errors can
be corrected if the locations of the errors are known (suc-
cessful correction with 2 1) and that log-
ical failure is more likely when a non-trivial correction
is applied. ie. there is a significant correlation between
flags are logical failure.
Codeword states with two errors share the same set of
syndromes as codeword states with single errors. How-
ever, with the additional flag information, is it possible
to distiguish between a larger set of errors. We call the
combined information of the flags and the measured syn-
drome the super syndrome
At the second level of error correction, the syndrome
of a single FF may be indistiguishable from that of two
FFs, and so without message passing, four physical errors
(resulting in 2 FFs) can cause a logical error at level
2. When the full super syndrome is considered 1 FF
is distiguishable from 2 FFs and so we can attempt to
correct two level-1 errors at once. 1UF +2FS may share
the same super syndrome with 2FF , but 1UF + 2FS
is ). It turns out that all weight 4 cases can be
corrected using LAQEC.
It may be easier to understand how flags are used by
considering “communication over a noisy channel” and
looking at some figures, but I haven’t made the figures
yet so too bad.
When the error correction circuitry itself is made from
noisy gates the problem becomes significantly more com-
plicated. The error correction circuits are designed to
be fault tolerant. A fault at any given physical gate
will not spread to multiple data qubits in the same log-
ical qubit. However, this type of fault tolerance does
not guarantee the protection of the properties that make
message passing assisted error correction superior. Con-
sider an encoded level-1 CNOT that is part of a level 2
error correction circuit. A single physical error during
this CNOT could result in a flag being raised on one or
both of the qubits depending on the location of the er-
ror. Two physical errors could result in US+FF, US+FS,
FS+FS, FF+FF, etc. (figure?) With three physical er-
rors, all combinations of flags and failures are possible.
Therefore not all 2FF cases are weight ) for exam-
ple. This e ect complicates the process of interpreting
the super syndrome. It is worth noting that not all fault
tolerant circuits for conventional error correction can be
readily adapted to LAQEC.
The error correction circuit used in our simulations is
shown in figure ??. The first level of error correction
is performed without modification. At the second level







FIG. 6: Incoming FF with FF + FF pair from a CNOT




















FIG. 1: syndrome extrac on [ ].
hat the l gical qubi that is being error corrected has
an rror. For example, in the [[9,1,3]] code a logical fail-
ure can occur if at least 2 of the data qubits have errors.
When the error correction circuit measur s a non-zero
sydrome we know that at least one of the data qubits has
an error and that the other data qubits may or may not
have had errors. Therefore logical errors are of order 1/p
more likely at logical circuit locations which measured
non-zero syndrome. At these locations we raise a flag to
indicate an increased probability of error at that location.
Thes flags are simply classical information that c n be
tracked through the quantum circuit.
and err rs can be treated independantly. ere
will be flags and flags each indicating increased prob-
ability of the respective errors. Since the and error
correction circuits are similar, just imagine that we are
talking about both at once! Table I shows the four pos-
sible outcomes of a level-1 error correction block.
US Unflagged success zero syndrome; no logical error
FS Flagged success non-zero syndrome; no logical error
FF Flagged failure non-zero syndrome; logical error
UF Unflagged failure zero syndrome; logical error
TABLE I: Possible outcomes of a level-1 error correction
block. The error correction block is flagged if a non-zero syn-
drome is measured, indicating that at least one error has oc-
curred. Error correction can only detect deviations from the
codespace, and so logical errors can not be detected. There-
fore, without further error correction, we cannot not know
if the error correction block succeeded or not. The flags are
just classical information that can be tracked along side the
quantum circuit. In terms of the probability of a physical
gate failure, the weights of these outcomes are 0 2 and 3
respectively.
Error correction blocks perform operator measure-
ments on the data qubits to determine whether or not
they have left the code space.
Using conventional concatenation each level of error
correction works independantly. The th level of error
correction can correct any single ( 1) level gate fail-
ure. All gates in error correction circuit are assumed to
be equally likely to fail, and so when a non-trival error
syndrome is measured the lowest weight correction oper-
ation w ich returns the state to the codespace is used.
Information about the syndrome and the corrections ap-
plied is thrown away. In our method we use this same
information to estimate the realitive probablity of gate
failures and thus improve on conventional concatenated
error correction. The key ideas are that more errors can
be corrected if the locations of the errors are known (suc-
cessful correction with 2 1) and that log-
ical failure is more likely when a non-trivial correction
is applied. ie. there is a significant correlation between
flags are logical failure.
Codeword states with two errors share the same set of
sy dromes as codeword states with single errors. How-
ever, with the additional flag information, is it possible
to distiguish between a larger set of errors. We call the
combined information of the flags and the measured syn-
drome the super syndrome
At the second level of error correction, the syndrome
of a single FF may be indistiguishable from that of two
FFs, and so without message passing, four physical errors
(resulting in 2 FFs) can cause a logical error at level
2. When the full super syndrome is considered 1 FF
is distiguishable from 2 FFs and so we can attempt to
correct two level-1 errors at once. 1UF +2FS may share
the same super syndrome with 2FF , but 1UF + 2FS
is ). It turns out that all weight 4 cases can be
corrected using LAQEC.
It may be easier to understand how flags are used by
considering “communication over a noisy channel” and
l oking at some figures, but I haven’t made the figur s
yet so too bad.
When the rror corre tion circuitry itself is made from
noisy gate the problem bec mes significantly more com-
plicated. The error correcti circuits are designed to
be fault toleran . A fault at any given physical gate
will not spread to multiple data qubits in the s me log-
ical qubit. However, t is type of fault tolerance does
not guarantee the protection of the properties that make
message passing assisted error correction superior. Con-
sider an encoded level-1 CNOT that is part of a level 2
error correction circuit. A single physical error during
this CNOT could result in a flag being raised on one or
both of the qubits depending on the location of the er-
ror. Two physical errors could result in US+FF, US+FS,
FS+FS, FF+FF, etc. (figure?) With three physical er-
rors, all combinations of flags and failures are possible.
Therefore not all 2FF cases are weight ) for exam-
ple. This e ect complicates the process of interpreting
the super syndrome. It is worth noting that not all fault
tolerant circuits for conventional error correction can be
readily adapted to LAQEC.
The error correction circuit used in our simulations is
shown in figure ??. The first level of error correction
is performed without modification. At the second level







FIG. 7: Incoming FF with FF+FS pair from a CNOT failure
is successfully diagnosed and corrected. The horizontal and
vertical flags together match the syndrome.
5. Cases with a = 1, b ≤ 3
With a = 1 there must be an incoming FS on one of
the data qubits. Three physical errors inside the EC box
is still only enough to cause failure at one location, but
this time there may be a UF .
If flag from the FS matches the syndrome, this will
result in successful correction. There can be a UF that
produces a syndrome with no flag match. When there
is no flag match MPEC falls back to the conventional
Bacon-Shor error correction rules for this circuit. This
will either result in a successful correction of the failure
(if it occurs before or during the first set of CNOTs) or a
parity mismatch on the syndrome and hence no correc-
tion. With b = 3 it is acceptable to let a UF or FF leave



















FIG. 1: syndrome extraction [ ].
that the logical qubit that is being error corrected has
an error. For example, in the [[9,1,3]] code a logical fail-
ure can occur if at least 2 of the data qubits have errors.
When the error correction circuit measures a non-zero
sydrome we know that at least one of the data qubits has
an error and that the other data qubits may or may not
have had errors. Therefore logical errors are of order 1/p
more likely at logical circuit locations which measured
non-zero syndrome. At these locations we raise a flag to
indicate an increased probability of error at that location.
These flags are simply classical information that can be
tracked through the quantum circuit.
and errors can be treated independantly. There
will be flags and flags each indicating increased prob-
ability of the respective errors. Since the and error
correction circuits are similar, just imagine that we are
talking about both at once! Table I shows the four pos-
sible outcomes of a level-1 error correction block.
US Unflagged success zero syndrome; no logical error
FS Flagged success non-zero syndrome; no logical error
FF Flagged failure non-zero syndrome; logical error
UF Unflagged failure zero syndrome; logical error
TABLE I: Possible outcomes of a level-1 error correction
block. The error correction block is flagged if a non-zero syn-
drome is measured, indicating that at least one error has oc-
curred. Error correction can only detect deviations from the
codespace, and so logical errors can not be detected. There-
fore, wi hout furth e ror correction, we cannot not know
if the error correction block succeeded or not. The fl gs are
just classical information that can be tracked along side the
quantum circuit. In terms of the probability of a physical
gate failure, the weights of these outcomes are 0 2 and 3
respectively.
Error correction blocks perform operator measure-
ments on the data qubits to determine whether or not
they have left the code space.
Using conventional concatenation each level of error
correction works independantly. The th level of error
correction can correct any single ( 1) level gate fail-
ure. All gates in error correction circuit are assumed to
be equally likely to fail, and so when a non-trival error
syndrome is measured the lowest weight correction oper-
ation which returns the state to the codespace is used.
Information about the syndrome and the corrections ap-
plied is thrown away. In our method we use this same
information to estimate the realitive probablity of gate
failures and thus improve on conventional concatenated
error correction. The key ideas are that more errors can
be corrected if the locations of the errors are known (suc-
cessful correction with 2 1) and that log-
ical failure is more likely when a non-trivial correction
is applied. ie. there is a significant correlation between
flags are logical failure.
Codeword states with two errors share the same set of
syndromes as codeword states with single errors. How-
ever, with the additional flag information, is it possible
to distiguish between a larger set of errors. We call the
combined information of the flags and the measured syn-
drome the super syndrome
At the second level of error correction, the syndrome
of a single FF may be indistiguishable from that of two
FFs, and so without message passing, four physical errors
(resulting in 2 FFs) can cause a logical error at level
2. When the full super syndrome is considered 1 FF
is distiguishable from 2 FFs and so we can attempt to
correct two level-1 errors at once. 1UF +2FS may share
the same super syndrome with 2FF , but 1UF + 2FS
is ). It turns out that all weight 4 cases can be
corrected using LAQEC.
It may be easier to understand how flags are used by
considering “communication over a noisy channel” and
looking at some figures, but I haven’t made the figures
yet so too bad.
When the error correction circuitry itself is made from
noisy gates the problem becomes significantly more com-
plicated. The error correction circuits are designed to
be fault tolerant. A fault at any given physical gate
will not spread to multiple data qubits in the same log-
ical qubit. However, this type of fault tolerance does
not guarantee the protection of the properties that make
message passing assisted error correction superior. Con-
sider an encoded level-1 CNOT that is part of a level 2
error correction circuit. A single physical error during
this CNOT could result in a flag being raised on one or
both of the qubits depending on the location of the er-
ror. Two physical errors could result in US+FF, US+FS,
FS+FS, FF+FF, etc. (figure?) With three physical er-
rors, all combinations of flags and failures are possible.
Therefore not all 2FF cases are weight ) for exam-
ple. This e ect complicates the process of interpreting
the super syndrome. It is worth noting that not all fault
tolerant circuits for conventional error correction can be
readily adapted to LAQEC.
The error correction circuit used in our simulations is
shown in figure ??. The first level of error correction
is performed without modification. At the second level





FIG. 8: Incoming FS with FF + UF pair from CNOT
failure produces a syndrome which cannot be matched with
any combination of the two flags and so the syndrome must
be interpreted without the use of the flags. In this c e, there
is a parity mismatch in the syndrome and so the standard
procedure is that no correction should be applied. The error
on th third data qubit is let through. The ver ic l fla does
not appear on the ancillary qubits and so it is not removed
from that data. Therefore there is an FF leaving this EC
box.
6. Cases with a = 0, b ≤ 4
Wit b = 4 there can either be two separate flagged
failure locations, or one UF location and one FS loca-
tion. As we have already seen, the UF cases are all work
in the same way as they do for conventional error correc-
tion. The worst ca e is show in Fig. 9, where tw pairs
of physical errors case two FF pa rs. When this happens
there will be a two flag match which will not c re t all of
the rrors but will not cause logical f ilure. Si ce b = 4 it
is acceptable for the EC box to let through a single UF
or even two FF s.
With b = 4 there are still not enough errors to affect
two d ta qubits with errors and have a flag on the third
line (Fig. 4) or to have a UF on one data qubit that




















FIG. 1: syndrome extraction [ ].
that the logical qubit that is being error corrected has
an error. For example, in the [[9,1,3]] code a logical fail-
ure can occur if at least 2 of the data qubits have errors.
When the error correction circuit measures a non-zero
sydrome we know that at least one of the data qubits has
an error and that the other data qubits may or may not
have had errors. Therefore logical errors are of order 1/p
more likely at logical circuit locations which measured
non-zero syndrome. At these locations we raise a flag to
indicate an increased probability of error at that location.
These flags are simply classical information that can be
tracked through the quantum circuit.
and errors can be treated independantly. There
will be flags and flags each indicating increased prob-
ability of the respective errors. Since the and error
correction circuits are similar, just imagine that we are
talking about both at once! Table I shows the four pos-
sible outcomes of a level-1 error correction block.
US Unflagged success zero syndrome; no logical error
FS Flagged success non-zero syndrome; no logical error
FF Flagged failure non-zero syndrome; logical error
UF Unflagged failure zero syndrome; logical error
TABLE I: Possible outcomes of a level-1 error correction
block. The error correction block is flagged if a non-zero syn-
drome is measured, indicating that at least one error has oc-
curred. Error correction can only detect deviations from the
codespace, and so logical errors can not be detected. There-
fore, without further error correction, we cannot not know
if the error correction block succeeded or not. The flags are
just classical information that can be tracked along side the
quantum circuit. In terms of the probability of a physical
gate failure, the weights of these outcomes are 0 2 and 3
respectively.
Error correction blocks perform operator measure-
ments on the data qubits to determine whether or not
they have left the code space.
Using conventional concatenation each level of error
correction works independantly. The th level of error
correction can correct any single ( 1) level gate fail-
ure. All gates in error correction circuit are assumed to
be equally likely to fail, and so when a non-trival error
syndrome is measured the lowest weight correction oper-
ation which returns the state to the codespace is used.
Information about the syndrome and the corrections ap-
plied is thrown away. In our method we use this same
information to estimate the realitive probablity of gate
failures and thus improve on conventional concatenated
error correction. The key ideas are that more errors can
be corrected if the locations of the errors are known (suc-
cessful correction with 2 1) and that log-
ical failure is more likely when a non-trivial correction
is applied. ie. there is a significant correlation between
flags are logical failure.
Codeword states with two errors share the same set of
syndromes as codeword states with single errors. How-
ever, with the additional flag information, is it possible
to distiguish between a larger set of errors. We call the
combined information of the flags and the measured syn-
drome the super syndrome
At the second level of error correction, the syndrome
of a single FF may be indistiguishable from that of two
FFs, and so without message passing, four physical errors
(resulting in 2 FFs) can cause a logical error at level
2. When the full super syndrome is considered 1 FF
is distiguishable from 2 FFs and so we can attempt to
correct two level-1 errors at once. 1UF +2FS may share
the same super syndrome with 2FF , but 1UF + 2FS
is ). It turns out that all weight 4 cases can be
corrected using LAQEC.
It may be easier to understand how flags are used by
considering “communication over a noisy channel” and
looking at some figures, but I haven’t made the figures
yet so too bad.
When the error correction circuitry itself is made from
noisy gates the problem becomes significantly more com-
plicated. The error correction circuits are designed to
be fault tolerant. A fault at any given physical gate
will not spread to multiple data qubits in the same log-
ical qubit. However, this type of fault tolerance does
not guarantee the protection of the properties that make
message passing assisted error correction superior. Con-
sider an encoded level-1 CNOT that is part of a level 2
error correction circuit. A single physical error during
this CNOT could result in a flag being raised on one or
both of the qubits depending on the location of the er-
ror. Two physical errors could result in US+FF, US+FS,
FS+FS, FF+FF, etc. (figure?) With three physical er-
rors, all combinations of flags and failures are possible.
Therefore not all 2FF cases are weight ) for exam-
ple. This e ect complicates the process of interpreting
the super syndrome. It is worth noting that not all fault
tolerant circuits for conventional error correction can be
readily adapted to LAQEC.
The error correction circuit used in our simulations is
shown in figure ??. The first level of error correction
is performed without modification. At the second level









FIG. 9: Two FF + FF pairs from CNOT failures result in a
two-flag match which corrects only one of the errors on the
data qubits. Since all flags that appear on the ancillary qubits
are cleared after error correction there will be a UF leaving
this EC box.
APPENDIX B
Having demonstrated in Appendix A that Eq. 1 is sat-
isfied, in this section we aim to prove that improved fail-
ure rate scaling for MPEC extended rectangles found in
Section IV carries over to arbitrary length logical compu-
tation. For simplicity we consider only identity gates at
the logical level, but it is ot hard to extend this proof to
an arbitrary logical cir uit given standard requirements
of fault tolerant circuits, which are lready satisfied by
the Bacon-Shor code (eg. transversal gates).
The probability that a logical circuit will fail can be
bounded by the probability that each level-2 extended
rectangle in the circuit has at most four physical errors.
An error correction box is defined to have succeeded if
an errorless error correction cycle applied to its output
state would produce the correct state. ie. if an EC box
succeeded then any errors remaining on the output can
be corrected. L t an be the physical rror weight of the
input state to th nth EC box, a bn be the number of
physical errors occurring inside the nth EC box. Let Sn
denote the success of the nth EC box. Then the success
condition can be written as
(bn+1 = 0⇒ an+2 = 0)⇒ Sn. (B1)
Theorem B.1 Given that there are no errors on the ini-
tial state and that all level-2 extended rectangles have at
most four physical errors, all extended rectangles will suc-
ceed.
Proof No initial errors:
a0 = 0. (B2)
All extended rectangles have at most four errors, that is,
the sum of the errors in any two adjacent EC boxes is no
more than 4:
bn + bn+1 ≤ 4. (B3)
MPEC is fault tolerant, as described in Section III and
demonstrated in Appendix A:
(an + bn ≤ 4)⇒ (an+1 ≤ bn). (B4)
The first extended rectangle will have no more than
four errors and there are no errors in the initial state
(Eq. B2 and Eq. B3), therefore
a0 + b0 ≤ 4. (B5)
Suppose an + bn ≤ 4, then an+1 + bn+1 ≤ bn + bn+1
by the fault tolerance rule, Eq. B4 (with bn+1 added to
both sides). Therefore, using Eq. B3 we have
(an + bn ≤ 4)⇒ (an+1 + bn+1) ≤ 4. (B6)
With Eq. B5 and Eq. B6,
an + bn ≤ 4 (B7)
is true by induction. With Eq. B4 we then have
an+1 < bn (B8)
for all n. The efore
(bn+1 = 0)⇒ (an+2 = 0), (B9)
which with Eq. B1 means success for all EC boxes. 
